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Abstract
Recent discovery (2008) of the non-volatile binary resistances known as memristors
has attracted new scientific research opportunities. These include novel approaches to
present-day technology such as memory storage, computer architectures and hardware
security. In this project, the physical feasibility of gates using stateful logic will be
experimentally tested to understand surging problems in the design procedure. The
gate being built will aim to perform material implication logic. These memristor-based
logic circuits form the building blocks of crossbar array architectures, a computer archi-
tecture developed currently that would simultaneously perform processing operations
and memory storage.
Throughout this project, the commercially available memristors provided by
Knowm will be characterized. The essential traits of the memristors will be tested for
a DC voltage sweep experiment and a voltage pulse analysis will be performed using
pulses with a width of 2 ms. The analysis will be explained presenting case-to-case
behavior as well as statistical data from up to 200 experiments. Building upon this
knowledge, the IMPLY gate was made and showed problems indicated by previous
research studies, like state drift.
This project serves also as an introduction to memristive technology.
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Chapter 1
Preface
1.1 Project Origin
The origin that motivated this project could be tracked down to two years ago. The
author came across two disclosure articles published in the spanish edition of the journal
Scientific American [1][2]. These articles greatly captivated the interest of the author
and provided a renewed inspiration for the applied fields of engineering that hadn’t been
found before by reading about pure physics concepts that were beyond her grasp. The
articles explained superficially the key concepts of memristors and the lines of research
being undertaken, as well as the promise of future ideas that could revolutionize the
industry. It was then that a keen interest in electronics was developed.
Some semesters later, the author encountered herself with the first electronics
course of the degree and the need to choose a topic for the Bachelor’s Thesis. Although
the course lay only the basic grounds, it was quite dense and not all the concepts
could be entirely assimilated. Among the topics listed for possible thesis projects, there
was by chance one about memristors and thankfully a project could be found with the
advisor within the scope of the student. This project has helped the author individually
to enhance the knowledge learned in the previous course.
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1.2 Previous knowledge required
For the realization of this project the required concepts of electronics were not partic-
ularly specialized. The experimental nature of this project made it indispensable to be
familiarized with the measuring equipment and some ground knowledge of terms used
for measurement. The topic of the project also demanded to understand the circuits in-
volved in digital gates and the analysis of the circuit equations from an electrical point
of view. Additionally, to understand where the stateful logic used in this project is
situated in the applications of memristive devices in memory, the exposure to memory
systems such as PROM, EPROM, SRAM and DRAM was fundamental to grasp the
ideas presented in research articles. Finally, the handling of statistics for appropriate
analysis was needed, as well as a previous knowledge of programming in Matlab.
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Chapter 2
Introduction
2.1 Objectives
The end goal of this project is to build a logic gate performing material implication with
two memristors and one resistor using stateful logic. However, this goal is built upon
the main and biggest objective, which is to understand the performance of memristors
and to characterize the memristive devices provided by the company Knowm.
2.2 Scope of the project
This thesis will try to provide a more elaborate analysis of the behavior shown by the
memristors bought currently by the university. From this basis, a logic gate will be
electrically designed and built to perform the conditional statement. The results from
this gate will serve to validate or examine experimental problems in the design.
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Chapter 3
Evolution of memristive technology
3.1 Postulate of existence of a fourth basic element
The first hint at the existence of memristors was made by Leon Chua in 1971 [3]. In his
paper he stated this postulate for the purpose of completing the relationships between
the four circuit variables (current, voltage, charge and flux linkage) and its represen-
tation in terms of passive circuit elements. These relationships appear conspicuously
illustrated in Figure 3.1 [4].
Figure 3.1: Relationships between the fundamental electronic variables
and its elements (Source: [4])
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Two of those correlations are given by electromagnetic theory and the remain-
ing three were axiomatically defined based on the behavior of the basic two-terminal
circuit elements resistor, inductor and capacitor. The leftover dependence (eq. 3.1)
correlates the flux linkage to charge. Chua explained by means of circuit theory that
if this dependency had a physical realization it would imply a varying resistance or
conductance, appearing to behave as a resistor with memory. The variation of the
resistance of a memristor would ’remember’ its current history, for the memristance
depends on the charge which is the integral over time of current.
dϕ = Mdq (3.1)
v(t) = M(q(t))i(t) (3.2)
M(q) =
dϕ(q)
dq
(3.3)
3.2 First implementation of a memristive device
Still, it was not until 2008 when memristors gained interest from the scientific com-
munity. In this year, researchers at HP Labs claimed to have found the a physical
memristor whilst analyzing thin films made of titanium dioxide [5]. Following this dis-
covery, many other investigators looked for new physical implementations of memristors
and its applications in current technology. Additionally scientists including Chua de-
veloped new mathematical models to explain memristive behavior. The technology is
still recently developed and the definition of memristors is yet being discussed [6][7].
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3.3 Technology applications under study
The extent of current lines of research using memristive technology covers computer
memory, computer logic, neuromorphic computer architectures and hardware security.
As memristors maintain their current resistance even after turning off the
power supply, they are naturally investigated for applications in non-volatile memory.
This storage technology is called RRAM or ReRAM and at first was expected to replace
Flash Memory. But the technology is still costly and in spite of having found memristors
switching at 120 ps RRAM hasn’t outperformed the latter yet because of endurance
limitations [8].
Other investigations explore the use of memristors to perform logic operations,
either in memristor-based circuits or hybrid memristor-CMOS circuits. The first system
uses memristors as both inputs/outputs of the logic operation as well as latches to store
the final state of the operation. The data would then be stored in the resistance-states
of the memristor, thus performing ’stateful’ logic. The latter employs memristors to
perform the logic, while the bits are represented in the voltage levels [8]. The former
memristor-based circuits are also studied for their direct application in the novel matur-
ing crossbar-array architectures. This structure allows for denser memory storage and
would combine the processing and memory storage in contrast with the von Neumann
architecture [8].
3.4 Memristor Models
As mentioned above, it is yet to be found a complete mathematical model that de-
scribes the non-linear behavior of memristors. The limitations of each model are still
being discussed and most studies use their individualized models fitting their compu-
tational needs. A number of models, such as the one proposed by Knowm, suggest
stochastic switching whilst others propose deterministic nonlinear models depending
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on parameters like current or voltage thresholds [9][10][11].
The discussion of these models is interesting, but goes beyond the scope of this
project. For this reason the memristors will be modeled by the simplest characteristics
displayed in the defining tests. The experimental tests defined by Chua to determine
if a system shows memristive behavior are the following. A memristor shows in the
voltage-current plane a pinched hysteresis loop crossing the origin [6][7]. This curve has
two differentiated lobes and is a case of a Lissajous curve (Fig. 3.2).
Figure 3.2: Pinched hysteresis loop shown by memristors in the I-V plane
This test will be replicated with a DC Voltage Sweeps, but it could also be
performed driving periodic voltage signals. To avoid working with nonlinear terms, the
behavior of the devices was reduced to two threshold voltages, one positive Vth above
which the device is set to a high conductance-state and a negative threshold voltage
below which the memristance reverses or resets to the low-conductance. The high-
and low-conductance states will be modeled with linear resistances for the appropriate
ranges.
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Chapter 4
Characterization of the Knowm
memristor
4.1 Workspace
In order to characterize the memristors the equipment employed was the Precision
Source/Measure Unit Agilent B2900A. This unit performs both the operations of a
function generator and of an oscilloscope. It will be used to simultaneously apply
voltages whilst measuring the electrical parameters.
Figure 4.1: Source/Measure Unit Agilent B2900A Series
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To send and receive the electric signals the SMU was connected with a General
Purpose Interface Bus to the monitor of the computer. Prior to each experiment,
a program in Matlab was executed which configured the GPIB connection and sent
SCPI (Standard Commands for Programmable Instruments) to set up measurement
parameters and applied voltages.
Most of the programs were provided to the student. These included functions
to set up the communication channel with the SMU, a program to complete the forming
procedure as well as to perform the DC Sweep that will be later described in the first
set of experiments.
To perform experiments smoothly, additional code was included to automat-
ically classify the data and save the testing parameters. The second experimentation
performed with voltage pulses and the operation of the Imply Gate also required the
adaptation of programs to fit the procedures. Supplemental programs were developed
to subsequently analyze the data.
The provided memristors were packaged into a DIP, with 8 memristors each.
To characterize the behavior of memristors, the results were gathered from two pre-
formed sets of eight memristors and eight new memristors.
4.2 Manufacturing and chemical processes
The memristors provided by Knowm operate on the mechanism of electric field induced
generation and movement of metal ions. The structure is based upon the layering of
an amorphous active chalcogenide material (Ge2Se3) above which a metal chalcogenide
(W) is placed. There are three available memristors provided by Knowm. These differ
from each other by the metal introduced in the metal chalcogenide layer, Tungsten,
Chromium (Cr) or Tin (Sn). Between the metal chalcogenide and the electrode lays an
easily oxidizable metal (Ag) as seen in Figure 4.2 [12][13].
When an electric potential difference is applied with the highest potential at
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the silver electrode, Ag oxidizes into ions. The ions then shift through the layers until
they are reduced at the active chalcogenide. The reduced silver atoms form thus a
metallic pathway for conduction and the resistance of the memristor diminishes.
An opposite voltage oxidizes the silver placed at the active layer and dissolves
the conductive channel, increasing the impedance. The resistance of the device is
related to the amount of silver clusters in the active or memory layer. This is the
process ocurring in the ion-conducting mode [13][14].
Figure 4.2: Knowm Memristor material layers (Source: [12])
However, chalcogenide glasses can also switch resistances by changing phase.
When current flows through the material, Joule heating increases the temperature of
the device. If the temperature rises above the glass temperature but below melting
temperature, the amorphous chalcogenide material crystallizes into a glass of a lower
resistance. Current pulses removed quickly enough can melt the chalcogenide glass
again and quench the material, reversing to the ion-conducting mode [12][15].
Consequently, some devices might appear "degraded", because they no longer
switch resistances such as in the ion-conducting mode. If this happens, either the
memristor is broken or it has changed phase and can be retrieved to the ion-conducting
mode by applying pulses. To avoid degradation or phase change a compliance current
will be set.
Before operating with the memristors, they have to go through a forming pro-
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cedure where an irreversible reaction takes place. During this procedure due to the
electron’s influence the Ge-Ge bonds in the active layer open and unfold the structure.
This allows the Tungsten atoms from the metallic chalcogenide layer to enter the struc-
ture, which are then replaced by the silver ions and allow the memristor to work in the
ion-conducting mode.
4.3 Forming method
Among the possible forming methods, the one employed involved applying a DC Voltage
sweep from 0 to +1V [12]. To avoid damaging the device, the current was restricted to
a maximum of 1 µA.
The memristors were formed in sets of two following the arrangement shown
in Figure 4.3.
CH1 CH2
M1 M2
Figure 4.3: Measurement Setup for Memristors
The following images show the forming method performed on memristors 1
through 8 of the new DIP.
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(a) Memristors 1 and 2 (b) Memristors 3 and 4
(c) Memristors 5 and 6 (d) Memristors 7 and 8
Figure 4.4: I-V plots for the Forming Procedure. DC Sweep from 0 to +1V.
From the I-V plots it can be observed that above a threshold voltage mem-
ristors conduct a current of at least 1 µA even when voltage is decreased. This means
that the forming operation was successful in creating a conductive pathway.
In spite of exposing the memristors to voltages above the normal operating
conditions, some do not form the conductive channel at first. Memristors 4 (Fig. 4.4b)
and 8 (Fig. 4.4d) showed this behavior. This was the first indication that the devices
exhibit a range of performances. The voltages at which the other devices reached the
compliance current spans from 0.5 V to 0.8 V.
This issue could be overcome by forcing the memristors to form a conductive
channel a second time (Fig. 4.5).
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Figure 4.5: Second forming procedure performed to Memristors 7 and 8
4.4 First experimentation - DC Sweep
The first approach to characterize memristic devices is to plot their response for current
against voltage. Memristors are characterized by the two resistances that appear in the
pinched hysteresis loop. For this purpose, a DC voltage sweep was performed whilst
measuring current. The experimental setup was the same used for the forming method
- two memristors were operated simultaneously (Fig. 4.3).
The initial aim was to determine whether the statistical values given by the
manufacturer could be assumed or replicated [12]. To this end, the first pair of mem-
ristors were tested at different combinations of voltages and compliance currents. The
compliance currents were indicated by the data-sheet (100 nA,1 µA, 10 µA, 100µA and
1 mA).
Two different plots were chosen to represent the response. The immediate
results from the Set-Reset cycles were drawn to a I-V plot using a logarithmic scale
for current intensity. Nevertheless, the linear scale was deemed more suitable for the
posterior analysis.
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4.5 Program - DC Sweep
The following flowchart schematizes the program that handled the forming procedure
and the DC Sweep. The program was modified to allow operating the memristors at
different voltages.
Experimental Parameters
Vset, Vreset, Icomp, forming
(0/1), initial cycle, final cycle
Set up Communication. Define
CH1 and CH2 as DC Voltage
Sources. Define current measurement
cycle=initial cycle
DC Sweep from 0 to Vreset
Save applied Voltages and measured Current
DC Sweep from 0 to Vset
Save applied Voltages and measured Current
cycle +=1
Save Parameters and Figures
Forming procedure.
DC Sweep from 0 to
+1V with compliance
current Ifcomp
forming=1
If cycle < final cycle
If cycle = final cycle
forming=0
4.6 Results and Problems
When trying to replicate the manufacturer’s testing conditions, the first experiments
were disappointing. The resistances fluctuated and the hysteresis loop was not com-
pleted, because the transition from low to high resistance could not be established (Fig.
4.6a). While memristor two did not respond at low voltages, memristor one stopped
working when the testing parameters increased. Later, memristor two started to show
the hysteresis loop repeatedly at one of the highest voltage and current combinations,
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(a) Icomp = 1 µA and Voltages (-0.27,0.35) (b) Icomp = 100 µA and Voltages (-0.6,0.8)
Figure 4.6: I-V plots for Memristors 1 and 2
but its resistances would decrease with each cycle (Fig. 4.6b).
These observations were confirmed again by memristors 3 and 4, whereas the
devices began to work consistently at 100µA (Fig. 2 in the Annex). Taking this
into consideration, it was decided that the ensuing devices would be tested at higher
current intensities varying between 100µA and 1 mA. In order to guarantee switching,
the voltages applied for operation (VSET/VRESET ) ranged from ±0.4 Vto ± 1 V. The
electrical testing parameters were thus adjusted to achieve optimal working conditions.
The adjusting of parameters was proven necessary as complications arose such
as the illustrated in Figure 4.7. The conductive channel would be formed and erased
but degraded with each cycle. On repeated occasions memristors would appear to
be degrading, but would afterwards continue to switch at the same or higher applied
voltages. At times the memristors would degrade during or at the end of an operation
and could not be retrieved to work correctly.
However, enough functioning cycles could be collected to perform a statistical
analysis (Fig. 4.8). For each set of cycles the mean high- and low resistances were
approximated with a linear regression. As memristors behave non-linearly near the
threshold voltages, the sampling was done close to the origin, between ±0.2 V. The
data to approximate the high resistance (or resistance in off-state ROFF ) was collected
from the negative voltage sweep, from 0 to VRESET . Similarly, the low resistance level
(RON) was calculated with data from the sweep between 0 and VSET .
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(a) Memristor 8 (b) Memristor 5
(c) Memristors 7 and 8 (d) M7 with CH2 connected to a resistance
Figure 4.7: I-V Plots illustrating frequent problems seen in the DC Voltage Sweep
(a) 30 cycles M3 Chip 282 at 800 µA and±0.8V
(b) 10 cycles M7 Chip 282 at 800 µA and
±0.8V
Figure 4.8: I-V plots with linear regression approximating RON and ROFF
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4.7 Statistical results
After saving the mean resistances of each sample, all linear regressions were checked for
their correction in approximating the slopes of the hysteresis loop. The samples were
loaded into an Excel file and finally analyzed with the Statistical Software Minitab. In
total, 123 samples were included for posterior analysis.
The following dot plot (Fig. 4.9a) shows the values registered for the resis-
tances ROFF and RON . As some values were largely scattered across the x-axis, the
tenth logarithm of both resistances was taken (Fig. 4.9b). The conversion of scale
allowed for a better visualization of the results. Changing the scale, the data seemed
to infer a normal distribution. Despite this, the Normality test would not confirm this
hypothesis with a statistical significance value α of 5% (Fig. 3 in the Annex).
(a) Dot Plot of ROFF and RON (b) Dot Plot of logROFF and logRON
Figure 4.9: I-V plots with linear regression approximating RON and ROFF
In a previous section (4.2) it was explained that the resistance of memristors
depends largely on the amount of silver clusters forming the conductive channel. It was
thus reasonable to believe that a link between the compliance current and resistance
could be found in the experimental data, since current determines the amount of silver
ions displaced. The scatter plots confirm this hypothesis (Fig. 4.10). Figure 4.10a
strongly suggests that the compliance current is a good predictor for RON .
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(a) Scatter plot of log(RON ) vs IComp (b) Scatter plot of log(ROFF ) vs IComp
Figure 4.10: Scatter plots of Resistance vs Compliance Current
In view of this correlation the data was fitted to a linear regression and the
regression analysis determined that current accounts for a 90% of the variance of RON
(Fig. 6). While this is the case for RON , the compliance current explains only a 50% of
the variance of ROFF (Fig. 9). Following this realization other variables were checked
as predictors for the high-resistance state. Among the variables, VSET had a significant
correlation to ROFF (Fig. 12). An extended analysis and the justification of these
results can be found in the Annex.
The final equations for the linear adjustment of RON and ROFF in the DC
Voltage Sweep are:
log(RON) = −0, 922243 ∗ log(Icomp)
log(ROFF ) = −1, 01497 ∗ log(Icomp) + 1, 36793 ∗ VSET
The constant terms are not included in the regression equations as the p-value
was not statistically significant. This is an expected result considering that memristors
cross the I-V plot at the origin.
Lastly, the data was stratified by the compliance current to compare with the
statistics provided by Knowm.
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RON Min Mean Max Size MinKnowm MeanKnowm MaxKnowm
1 µA 214 kΩ 321 kΩ 482 kΩ 5 150 kΩ 467 kΩ 1.3 MΩ
50 µA 546 Ω 9.89 kΩ 179 kΩ 3 - - -
100µA 2.43 kΩ 2.76 kΩ 3.12 kΩ 25 1.93 kΩ 7.86 kΩ 46.3 kΩ
200µA -300µA 1.09 kΩ 1.49 kΩ 2.05 kΩ 9 - - -
500µA -600µA 561 Ω 629 Ω 7.05 kΩ 24 - - -
800µA 451 Ω 549 Ω 668 Ω 25 - - -
1 mA 297 Ω 360 Ω 435 Ω 31 265 Ω 294 Ω 353 Ω
ROFF Min Mean Max Size MinKnowm MeanKnowm MaxKnowm
1 µA 1.57 MΩ 5.54 MΩ 19.6 MΩ 5 5.39 MΩ 14 MΩ 54 MΩ
50 µA 7.74 kΩ 543 kΩ 38 MΩ 3 - - -
100µA 38.8 kΩ 68.2 kΩ 120 kΩ 25 199 kΩ 2.71 MΩ 16.7 MΩ
200µA -300µA 23.9 kΩ 90.1 kΩ 340 kΩ 9 - - -
500µA -600µA 7.46 kΩ 11.3 kΩ 17.1 kΩ 24 - - -
800µA 10.1 kΩ 19.2 kΩ 36.4 kΩ 25 - - -
1 mA 4.62 kΩ 6.15 kΩ 8.2 kΩ 31 15.4 kΩ 56 kΩ 113 kΩ
Table 4.1: Table containing the Confidence Intervals with a confidence level of 95% for
the Mean Resistance vs the data provided by the manufacturer
4.8 Conclusions
Comparing with the results provided by the manufacturer, it appears that although
most calculated intervals are contained within the ones expected from the manufacter,
some of the interval estimations widely differ from the expected results. Specially
troublesome are the estimations obtained for the high-resistance state. There are several
possible causes for this dissimilarity that could have happened at different stages of
the experimentation. Firstly, the experimental conditions might have been different -
the voltages applied by Knowm to the memristors could have been closer to Vthreshold
(around ±0.3 V).
Secondly, the method chosen to approximate the resistance values for each
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sample was with a linear regression within a small range. The approximation from
the manufacturer could have been nonlinear or have taken into account other ranges
for calculation. Another possible divergence could have arisen by dividing the samples.
Before the analysis around half of the samples were excluded, because the memristances
were unstable. The excluded samples were taken right after the forming procedure or
between the adjustment of the testing parameters.
A fourth possibility is that the memristors were not operating in the ion-
conducting mode. The largest dissonances are the ones recorded for the high-resistance
state ROFF . The difference is considerable, so it is a possibility worth contemplat-
ing. Lastly, the size of the samples is quite small in comparison with the variance of
the memristances, particularly for the high-resistance state. The samples may not be
representative of the population, for at most 24 memristors were used during the ex-
periments whereas the manufacturer has probably tested thousands of devices. Most
importantly however, we must take into account that the confidence intervals presented
in Table 4.1 are those for the mean value of each state, not the single values. The CI
for the single values are expected to be wider.
4.9 Second experimentation - Pulses
Despite having characterized memristors by their hysteresis loop, the voltage sweep
analysis is not an appropriate basis to determine how the memristors will behave in
a logic gate. On this account a second experimentation was performed to evaluate
the memristors’ response to voltage pulses. Four sequential pulses were applied, two
of which ensured the switching of resistances by exceeding the positive and negative
threshold voltages. Consecutively to each switching pulse, a small reading pulse between
±0.05 V and ±0.1 V measured the resistance state.
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4.10 Program - Pulses
The following flowchart schematizes the main operations carried out by the Matlab
program. Aside from the experimental parameters written below, other important
variables, such as the width of the pulses, were also defined. The width of all the pulses
was set to 2 ms. This time width was the one in use for the given program setting pulses
and yielded good results. As the pulse results had already other sources of variability, it
was decided not to change the time parameters and to leave this adjustment for another
study.
Experimental Parameters
VSet, VErase, VreadSet, VreadErase,
Icomp, initial cycle, final cycle
Set up Communication with
SMU. Define CH1/CH2
as Voltage Pulses. De-
fine current measurement
cycle=initial cycle
Apply pulse at VSet.
Save Voltages and Current
Apply pulse at VreadSet
Save Voltages and Current
Apply pulse at VErase
Save Voltages and Current
Apply Pulse at VreadErase
Save Voltages and Current
cycle +=1
Save Parameters and Figures
If cycle < final cycle
If cycle = final cycle
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4.11 Results and Problems
Throughout the experimentation all the electric parameters were set to be equal or
slightly higher than the ones used for the previous analysis. Due to applying short
pulses, higher voltages and maximum currents are needed to guarantee the creation and
dissolution of the conductive channel. This was proven necessary in many situations
such as the one illustrated in Figure 4.11. In this particular situation, memristor 3
operated at 1 mA with VSET = 0.8 V and VRESET = −0.8 V.
Despite setting the same compliance current for the pulses, memristor 3 does
not switch properly. Initially, the results obtained for the low-resistance state and the
high-resistance state, depicted as RrSET and RrERASE in Figure 4.11b respectively, are
indistinguishable. However, from cycle 13 on-wards, the resistances drift apart and
the states are clearly differentiated. After examining the applied voltage pulses, it
can be observed that they do not reach the intended switching voltages, which were
±0.8 V (Fig. 4.12). The compliance current limits the applied voltages, consequently
the switching voltage pulses fall below the threshold voltages.
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(a) 30 cycles of M3 operated at 1mA and ±0.8V
(b) Resistances for pulses applied to M3 with an Icomp of 1mA
and ±0.8V
(c) Real voltage pulses applied to M3
Figure 4.11: Testing of Memristor 3 at the same electical parameters
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Furthermore, when the testing parameters were not adjusted the voltage pulses
tended to enforce a state which hinders the switching. For example, when either the
compliance current or VSET didn’t ensure the creation of the conductive channel, each
negative writing pulse reinforced the high-resistance state. This was observed as RON
and ROFF followed the same distribution and both increased continuously (Fig. 18 in
the Annex).
Besides, despite replicating the same conditions, the memristances frequently
varied. Table 4.2 presents the results obtained consecutively for memristor 5. Although
the memristances maintain similar values for the DC Sweep, the resistance response
changed for the voltage pulses. On some occasions the pulse response of memristors
changed from one set of steady high- and low- resistance values to another.
Day-Seq-Trial-DIP Experimentation Memristor VSET VERASE IComp RON ROFF
23/03-1-7-282 DC Sweep M5 0.6 V -0.8 V 1 mA 346.4 Ω 12.8 kΩ
23/03-1-9-282 Pulse M5 0.8 V -0.8 V 2 mA 3.4 kΩ 23.97 kΩ
23/03-1-10-282 DC Sweep M5 0.6 V -0.8 V 1 mA 334 Ω 7.93 kΩ
23/03-1-11-282 Pulse M5 0.8 V -0.8 V 2 mA 632 Ω 1804 Ω
Table 4.2: Table of Resistance States for each type of experiment
Another interesting point is to compare the resistance values obtained for
each type of experimentation (Table 4.3). Mantaining the same testing parameters, we
observe in most cases that ROFF decreases and RON increases in contrast to the DC
Sweep. This could be due to displacing a smaller amount of charge, as current flows
for a shorter period of time.
Day-Seq-Trial-DIP Experimentation Memristor VSET VERASE IComp RON ROFF
22/03-1-1-258 DC Sweep M5 0.6 V -0.8 V 1 mA 338.4 Ω 11.79 kΩ
22/03-1-3-258 Pulse M5 0.6 V -0.8 V 1 mA 1834 Ω 5743 Ω
21/03-2-4-282 DC Sweep M3 0.8 V -0.8 V 1 mA 225.3 Ω 8456 Ω
21/03-2-4-282 Pulse M3 0.8 V -0.8 V 1 mA 647 Ω 5013.6 Ω
Table 4.3: Table of Resistance States for each type of experiment
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In several occasions the memristors also showed a transition period during
the switching cycles. This was observed as the memristances drifted apart until they
followed a common pattern around a higher mean value. A plausible explanation is that
during the first cycles the devices are adapting to the new parameters (changes in the
writing voltages or compliance current). Seeing that the chemical process determining
the resistance values depends on the amount of ions displaced, it is possible that the
quantity of ions shifting under the new testing conditions is different from the initial
charge located in the memristor.
Figure 4.12: Resistances for the Pulses of M6 showing a transition period (22/03-1-3-
258).
4.12 Statistical results
From among 300 pulsing samples, 200 were deemed suitable for a posterior analysis.
These samples included stable switching cycles with a consistent mean and variance.
The pre-analysis of the resistance-states didn’t point to any direct conclu-
sions. The correlation between RON , ROFF and the testing parameters was not obvious
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initially (Figures 20 in the Annex).
Introducing the mean applied values for the writing pulses (vset_m, verase_m,
log(ICompSet) and log(ICompErase) as well as an interaction term between VSET and
ICompSet, the regression analysis table determined that a set of those factors could
explain between a 50% and a 85% of the variance of ROFF and RON respectively (Fig-
ure 21). However, the regression equations include too many terms which could not be
easily explained. The regression analysis also established that the constant term was
significant.
The results suggest a complex correlation between the memristances and the
testing parameters. Therefore, the regression analysis is not adequate to explain the
pulse response. Instead only the statistics of each resistance-state will be considered
henceforward (Fig. 22, Table 2).
Resistance State Min Mean Max
RON 935.4 Ω 1.06 kΩ 1.21 kΩ
ROFF 8.69 kΩ 10 kΩ 11.52 kΩ
Table 4.4: Table summarizing the statistics obtained for the mean value of each State.
The max- and minimum values correspond with the confidence interval of 95% for the
mean (Fig. 22)
4.13 Conclusions
This section concludes the characterization of memristors. It has been shown that the
behavior of memristors to pulses widely differs from the observed for the DC Sweep.
In contrast to the latter experimentation, the parameters set prior to each experiment
are not determinant for the memristance states. Because of the interaction between the
compliance current and the writing voltages, the fixed parameters VSET , VERASE and
IComp do not correspond in most cases to the ones finally applied. This setback was
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overcome by studying instead the correlation between the memristances and the mean
values of the applied writing pulses.
Despite introducing this correction, the dependence of the memristor states
with the testing conditions is not straightforward. The regression analysis didn’t show
a strong evidence that the memristances could be explained by the testing factors.
As a consequence of the complexity of evaluating the behavior of the devices,
it was decided that every pair of memristors included in the Imply Gate would be
characterized previously. This way the memristors will also be checked for their stability.
Moreover, this approach will ascertain if the logic gate achieves the resistance ranges
expected of each memristor.
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Chapter 5
Design of the IMPLY gate
In this chapter, the analytical equations used to build the IMPLY gate will be presented.
From this equations the remaining circuit parameters will be determined
5.1 Material implication
In 1937 Claude Shannon made a vast contribution to modern electronics. In his Master
thesis, Shannon combined his background in mathematics and electrical engineering and
transferred the concepts of Boolean Algebra to electronics. He showed that the basic
boolean functions (NOT, OR and AND) could be realized with switches connected
in parallel and in series. These circuit systems were the precursors of the logic gates
currently built with transistors in digital electronics.
However, material implication, another boolean operation used commonly in
logic for logical statements remains largely unused in digital electronics. Material im-
plication is represented in logic as p −→ q and read as "p implies q" or "if p, then q".
This statement is only false whenever p is true and q is false. The truth table of this
operation is presented below.
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Case p q p → q
1 0 0 1
2 0 1 1
3 1 0 0
4 1 1 1
Table 5.1: Truth table for the conditional statement
The imply operator, also written as pIMPq, can be implemented in terms of
two basic logic gates as (NOTp)ORq. However, in digital electronics, it is important
to reduce the number of gates required to perform an operation, as these operations
are scaled to millions in an integrated circuit. Decreasing the number of gates reduces
the time required to perform an operation as well as the size of the circuit, the power
consumed and its cost. For this reason, the IMPLY gate was not considered a relevant
or basic operator in electronics, despite also forming together with the FALSE operation
a complete logic basis [16].
With the recent discovery of the first physical implementation of memristors by
the investigators of Hewlett-Packard in 2008 and with their article published in Nature
in 2010 [5][16], the IMPLY gate has regained scientific relevance. In this article, an
assembly was proposed to easily build the material implication gate with two memristive
devices and a resistance. Substituting the generic memristic device with the symbolic
convention used by Knowm, the circuit scheme would look like Figure 5.1.
The idea presented in Nature places both memristors as inputs and the output
is held in the final state of Q. The logic values are assigned to the states of each mem-
ristor. The high-resistance state represents the logic value 0 (ROFF ) and equivalently
the low-resistance state represents the logic value 1 (RON). During the operation of the
gate a voltage above the positive Vthreshold of Q is applied to Channel 2 (VSET ) and to
Channel 1 a voltage below this threshold (VCOND).
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CH1 CH2
RG
P Q
Figure 5.1: Circuit scheme and setup to test the Imply Gate
5.2 Circuit equations
The circuit equations will determine the remaining parameters necessary to build the
IMPLY gate: VSET , VCOND and RG.
The voltage drop across the memristors can be obtained by applying Kirchoff’s
Current Law to the circuit. The relations are:
VRG =
VCOND/RP + VSET/RQ
R−1P +R
−1
Q +R
−1
G
(5.1)
VP =
(RQ +RG)VCOND −RGVSET
RQ +RG(1 +RQ/RP )
(5.2)
VQ =
(RP +RG)VSET −RGVCOND
RP +RG(1 +RP/RQ)
(5.3)
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In cases 2 and 4, the equations are complimentary, since VSET reinforces the
state in which memristor Q is already. If condition (5.4) is ensured, the circuit equations
do not provide more information.
VthresholdP > VCOND (5.4)
However, cases 1 and 3 are critical for the proper functionality of the gate
[17]. In case 3, due to P being in the low-resistance state, VCOND drops mainly across
the resistor. The amplitude of VCOND has to be then enough to short out VSET and
mantain the voltage drop across memristor Q below VthresholdQ. Despite this there is
the trade-off imposed by case 1. In this case, memristor P is in the high-resistance state
and VCOND should allow for the setting of memristor Q.
Section 4.13 concluded that the mean value and variance of RON and ROFF
will be experimentally determined prior to the building of the gate. We will not suppose
initially that the resistance-state values for memristors P and Q are equal. This sup-
position extends also to the threshold voltages. Taking this into account the following
restrictions allow for the gate to function.
For case 1 the condition on the voltage drop of Q is:
VQ > V
Q
th (5.5)
Developing the solution for the initial state of Q gives :
(RPOFF +RG)VSET −RGVCOND
RPOFF +RG(1 +R
P
OFF/R
Q
OFF )
> V Qth (5.6)
Whereas for case 3 the restrictions are:
VQ ≤ V Qth (5.7)
(RPON +RG)VSET −RGVCOND
RPON +RG(1 +R
P
ON/R
Q
OFF )
≤ V Qth (5.8)
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A further study of the circuit reveals complications to switch the state of the
output [17]. In case 1 the transition of memristor Q from ROFF to RON may not be
completed, because the voltage drop across Q will decrease as the memristance decreases
[17].
However, if possible we will play with the different parameters of each mem-
ristor to try to find a solution that guarantees the condition presented in (5.5) for the
final state too. This condition is:
VQ′ =
(RPOFF +RG)VSET −RGVCOND
RPOFF +RG(1 +R
P
OFF/R
Q
ON)
> V Qth (5.9)
After isolating RG from equations (5.4), (5.6), (5.8) and (5.9), another condi-
tion is needed to guarantee real (positive) solutions for the resistor [17].
VthQ(1 +
RPON
RQOFF
) > VSET − VCOND (5.10)
The final conditions are:
RG ≥ R
Q
OFF (VCOND − VthP )
VSET − VCOND + VthP (1 + R
Q
OFF
RPOFF
)
(5.11)
RG ≥ R
Q
ON(VCOND − VthP )
VSET − VCOND + VthP (1 + R
Q
ON
RPOFF
)
(5.12)
RG ≥ R
P
ON(VSET − VthQ)
VCOND − VSET + VthQ(1 + R
P
ON
RQOFF
)
(5.13)
RG <
RPOFF (VSET − VthQ)
VCOND − VSET + VthQ(1 + R
P
OFF
RQOFF
)
(5.14)
RG <
RPOFF (VSET − VthQ)
VCOND − VSET + VthQ(1 + R
P
OFF
RQON
)
(5.15)
Equations (5.11) to (5.15) determine the maximum and minimum resistance
allowed for RG. Additionally, condition (5.10) has to be fulfilled to find real solutions
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for the gate. Still, these conditions form an indeterminate system. Mathematically
there are many combinations of voltages and resistances allowed.
5.3 Determination of circuit parameters
5.3.1 Vthreshold
Before calculating the electrical testing parameters to be imposed, the threshold volt-
ages had to be known.
During the characterization it was observed that the applied voltages reduce
due to the compliance current. This occurs when the memristor switches to the low-
resistance state. Reading the actual minimum applied VSET voltage at this state gives
an approximate idea of the threshold voltages. Figure 5.2 presents a case in point.
As seen from the resistances recorded for RreadSET (Fig. 5.2a), cycles 3 to 9 do not
switch from the high-resistance state to the low-resistance state. The reason is that
the voltage applied at cycle 3 falls below the threshold voltage. Subsequently ROFF
is reinforced until the setting pulse accomplishes to switch again to the low-state and
attaining hereby the previous set-erase results. In this cycling conditions the boundaries
for the positive threshold voltage would be established between 0.4067 V and 0.4664 V.
Additionally, the threshold voltages could also be determined from the DC Voltage
Sweep. Frequently Vthreshold was determined from previous characterization experiments
(on consequent trials) and used as an estimation.
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(a) Resistance Set-Reset-Write Pulse Cycles for Memristor 6 on
the 31/03 - Trial 11
(b) Real applied Voltages on Memristor 6 for the Set-Reset-Write
Pulse Cycles (31/03 - Trial 11)
Figure 5.2: Set-Reset-Write Pulse Cycles 31/03-Seq 1-Trial 11 on Memristor 6
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5.3.2 Mathematical Solutions
Once the characteristics of the memristors were known, they were introduced in a
program that determined the possible solutions. The program looped for VCOND and
VSET between their conceivable ranges, from 0.02 V to 3 V for the former and 0.2 V to
5 V for the latter. If all conditions presented in 5.2 were fulfilled, the program gave the
minimum and maximum limits of RG.
At first up to thirty thousand solutions were obtained. To further restrict
the solutions, the imply voltages were limited to values near the threshold voltages.
This limited the results to around a hundred. Observing the outcome, the possible
resistances for RG ranged from 20 Ω to 400 Ω approximately. From within this set of
solutions, the one with the largest margin allowed was chosen (Fig. 23), for the greater
the boundaries given by RG, the larger the ranges allowed for the resistance states of
the memristors. Frequently the optimal solution contained a resistance of 150 Ω. For
convenience the rest of the gates were built using this value for RG.
However, the program that calculated VSET and VCOND did so using the sin-
gular mean values obtained for ROFF and RON , which are experimentally unattainable.
To verify that the design allowed for an error margin, another program checked that
the conditions presented in Section 5.2 were satisfied by the resistance limits given for
each state in the characterization experiments (Fig. 23c).
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Chapter 6
Experimentation with IMPLY gate
6.1 Experimental design
To experiment with the material implication gate three steps were required. The first
one was to read the initial states of each memristor, the next step to apply the voltages
needed for the gate and lastly to read the final states of each memristor. The composi-
tion of the gate shown in Figure 5.1 hindered the direct measurement of current unlike
the setup used to perform the forming method. In order to overcome this nuisance, a
new course of action had to be thought of.
The measurement of the initial and final states demanded small individual
pulses to read the resistance. The shortest path to analyze these states was to measure
the ohmic series resistance of each memristor with resistor RG, which form a voltage
divider. Accordingly the channel being read (CH1 for memristor P and CH2 for mem-
ristor Q) was defined as a voltage pulse source whilst the channel left was forced to
ground. For this purpose the remaining channel was defined as a current source with a
constant value of 0 A. Both the electric potential and the current intensity of each chan-
nel were read and saved to later allow for the detection of possible problems occurred
throughout the experiment.
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The resistances read during the imply operation were calculated using KCL.
Knowing the current flowing through the resistor, the voltage drop across RG could be
computed. Afterwards, the voltage drop across the memristors were evaluated. Yet
persisted the necessity of setting the initial states of the memristors to control the cases
of the truth table (Table 5.1). To this end a computer function was developed in Matlab
to assist the imply program in setting the initial values and refresh the state if needed.
The whole experimental procedure is described in the next section in terms of
a flowchart.
6.2 Program
Experimental Parameters
VSet, VCond, IcompP,
IcompQ, initial stateP,
initial stateQ, VreadP, VreadQ,
initial and final cycles
Set up Communication
Set/Refresh States of P and Q
Read initial states of P and Q
by applying read pulses while
defining the other channel as
a DC Current Source at 0A
Apply simultaneously
VSet at CH2 (Q) and
VCond at CH1 (P)
Read final states of P and Q
by applying read pulses while
defining the other channel as
a DC Current Source at 0A
Save Parameters and Figures
If Refresh = False
If cycle < final cycle
If Refresh = True
If cycle = final cycle
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6.3 Experimental results of IMPLY Gate
6.3.1 First trial
To diagnose possible errors in the testing procedure, an initial assay was done with
three resistors (Fig. 6.1). This trial will also serve to illustrate the method used to read
the results.
CH1 CH2
RG 390 Ω
RP 1.2 kΩ RQ 51 kΩ
Figure 6.1: Circuit scheme of the trial with three resistors
(a) Plot of the measured Resistances for the Imply Gate
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(b) Plot of the logarithmic Resistances for the Imply Gate
Figure 6.2: Plots used to show the results obtained from the Imply Gate
For this experiment, 10 cycles are represented in each plot (also Fig. 24).
The initial values are represented with a circle, whereas the final values are plotted
with crosses. We can observe in Figure 6.2a indeed that the measurements accurately
estimate the resistances. It is troubling that resistance RQ shows a larger distance
from the real value of the resistor that cannot be entirely explained by the tolerance
of the resistor (5%), yet if the gate were built with memristors the state would be
readable. Seeing that the order of magnitude affected the readability of the low-state,
the logarithmic plot was regarded useful in a number of cases.
6.3.2 Results and Conclusions
Ultimately the imply gate was built with the memristors showing a stable behavior
which obtained real solutions for the circuit. 36 trials were done, yet only 9 worked using
the parameters calculated. Many of the gates failed to mantain the high-resistance state
of P in cases 1 and 2. Previous research already indicated this problem: that the gate
is destructive for both memristor states and if the state of memristor P is important,
it should be saved onto a copy [8]. The results presented below correspond to the gate
showing better performance at two of the four different cases.
The previous characterization of this gate (gate 0604-1-m3m7) gave the fol-
lowing confidence intervals for the singular values of each state (Fig. 25):
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Memristor Resistance State Min Mean Max
M3 RON 236 Ω 293 Ω 351 Ω
ROFF 7.2 kΩ 16.5 kΩ 25.7 kΩ
M7 RON 915 Ω 1.3 kΩ 1.7 kΩ
ROFF 6.2 kΩ 7.4 kΩ 8.6 kΩ
Table 6.1: Table summary characterizingM3 andM7. The intervals estimate the ranges
for the single values.
The solution for the circuit equations using RG ' 150.5 Ω gave VSET = 0.91 V
and 0.31 Ω. The following results were obtained refreshing the state in each cycle.
(a) Plot of resistances measured during the imply gate for case 1
(b) Plot of resistances measured during the imply gate for case 2
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(c) Plot of resistances measured during the imply gate for case 3
Figure 6.3: Plots of the Resistances for Cases 1 through 3
Despite not switching correctly during the first cycles, case 1 appeared to
work even considering the high variability of the initial states, since the high-resistance
state of memristor 7 was established to be lower during the characterization experiment
(Table 6.1). In case 3 memristor Q (M3) didn’t yield the expected state, it was expected
to remain on the high-state. Three sources of problems could have been the case. In
the first place, the threshold voltage was not accurately determined and the memristor
could have been set.
But another source of error stems from the design of the gate. This problem
was revealed by previous research investigations [8][17]. In case 3 the memristor expe-
riences the state-drift phenomenon, the positive voltages weaken electrically the state
of Q. This phenomenon depends on the write time of the gate, which is determined by
case 1 [8]. If the pulse width of the writing voltages had been smaller, case 3 would
not be compromised, but case 1 could have been, for the switching from ROFF to RON
determines the minimum time required to perform the operation. Another example for
state drift is presented in Figure 6.4. This gate showed correct logical behavior in case
3, but failed to switch in the first case. Both experiments didn’t refresh the state. The
state-drift is clearly marked for Q, specially in Fig. 6.4b.
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(a) Plot of resistances for case 1 (31/03-M5M3-Trial 8)
(b) Plot of resistances for case 3 (31/03-M5M3-Trial 7)
Figure 6.4: Results for gate 31/03-1-m5m3. VSET=0.48 V and VCOND=0.16 V
If the experiments had shown correct logical behavior, the reading gap between
the memristor states would have been the following. The low-resistance state usually
oscillated around 200 Ω to 2 kΩ while the high-resistance state varied between 6/7 kΩ
to up to 500 kΩ. This sets a difference between the states of at least 4 kΩ in which the
output state of the memristor would be undetermined.
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Chapter 7
Conclusions
The final aim of this project was to build a physical IMPLY gate with the commercially
available memristors from the company Knowm. To this end, a prior investigation was
done both to understand the memristive devices and the parameters required to build
a logic gate using stateful logic. Previously the author had to familiarize itself with the
tools and equipment from the laboratory used to perform the experiments.
Firstly, the devices had to be characterized before working on the circuit equa-
tions. For this purpose, a large set of experiments was made to study the Lissajous
curve appearing in the DC Voltage Sweep. Another set of experiments was eventu-
ally made to study the behavior of memristors to pulses. On both cases a program
was developed to calculate the binary resistance states and to evaluate the statistics
of the devices. The gathered results were subsequently analyzed to understand the
performance of memristors and its correlation with the testing parameters.
The characterization procedure made up a significant part of this project and
it pointed out the problems known to appear when operating with memristors. For
instance it determined that the steadier states were achieved for higher compliance
currents. It was also helpful to decide on the operating voltages. Under other circum-
stances, the memristors were proved to be unreliable.
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The statistical analysis allowed the author to compare the collected data with
the ones provided by the manufacturer. Although not all the cases could be contrasted
due to lack of experimental data, most results corresponded with the ones provided
by Knowm. As indicated by the manufacturer, the resistances shown by the devices
correlated strongly with the compliance current. It was also interesting to see a mild
correlation with other testing factors, such as with VSET in the case of the high-resistance
state.
The pulse experiments pointed out other complications that arose from setting
a compliance current. The initial testing parameters were not reliable at switching the
memristors and other solutions had to be found to analyze the correlation. The results
were inconclusive, for although a correlation could be found, it included non-linear
interactions of variables and the relations could not be narrowed to cause-effect. It
was more strongly suggested that the corrected parameters were due to the achieved
resistances.
The second experimentation also proved to be more sensitive to the testing
parameters, for changing the applied voltages resulted in the pronounced transition of
the memristance-ranges. Despite this, the logic gate was built to understand the prob-
lems indicated by previous research [17][8]. To this end the circuit equations were again
derived, using the previous studies as reference, but setting two differentiated memristor
states. This was done, because the experiments couldn’t determine a common ground
behavior for the memristors. Instead, the memristors were characterized previously on
the conditions to be replicated at the IMPLY gate (using the same compliance current).
Finally, the closing objective of this thesis was realized in form of a logic gate.
The parameters were calculated to allow for correct logic switching, but instead only
a number of cases seemed to work together. The source of this problems stem from
not being able to appropriately determine Vthreshold, from the transitioning behavior of
memristors and of intrinsec problems in the design of the gate, such as state-drift and
destructive behavior [8].
Despite the unsucceeding results in building the IMPLY gate, this project has
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been a success in exposing the author to the current discussions and technologies of
memristive devices, as well as the gathering, processing and analysis of large sets of
data.
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Appendix A
Appendix
A DC Sweep
A.1 Results and Problems
(a) IComp = 1 µA and Voltages (-0.27,0.35) (b) IComp = 1 µA and Voltages (-0.4,0.5)
(c) IComp = 1 µA and Voltages (-0.6,0.8) (d) IComp = 10 µA and Voltages (-0.4,0.5)
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(e) IComp = 10 µA and Voltages (-0.4,0.5) (f) IComp = 100 µA and Voltages (-0.6,0.8)
Figure 1: I-V plots for Memristors 1 and 2
(a) IComp = 10 µA and Voltages
(-0.4,0.4)
(b) IComp = 10 µA and Voltages
(-0.6,0.5)
(c) IComp= 10 µA and Voltages
(-0.7,0.7/1)
(d) IComp = 100 µA and Voltages
(-0.8,0.3/0.7)
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(e) Icomp = 100 µA and Voltages
(-0.6,0.5) and (-1,1)
(f) IComp = 300 µA and Voltages
(-0.2,0.5) and (-0.8,0.6)
Figure 2: I-V plots for Memristors 3 and 4
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A.2 Statistical Results - Preanalysis
(a) Summary of Statistical Parameters for RON
(b) Summary of Statistical Parameters for ROFF
Figure 3: Summary and fits for Normal distribution of RON and ROFF
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Figure 4: Dot Plot showing the distribution of the collected data at the different com-
pliance current values
Iclassif 0 1 2 3 4 5 6
Icomp 50 µA 1 µA 100µA 200µA -300µA 500µA - 600µA 800µA 1 mA
Table 1: Codification of the compliance currents to treat the variable as categorical
Figure 5: Distributions of the resistances classified by the coded compliance current
(Table 1)
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A.3 Statistical Results - Linear Regression
Figure 6: Regression Table for prediction of RON with Icomp
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Figure 7: Analysis of residual errors of the linear regression for RON
The difference between VSET and VRESET was introduced as a new variable Vdif to
determine its correlation with the resistance states.
(a) Scatter plot of RON against Vdif (b) Scatter plot of ROFF against Vdif
Figure 8: Scatter plots of resistance against Vdif classified by the categorical variable
of current
From the Scatter Plots it appears that the applied voltages do have an effect
on the resistance ROFF . As seen by the table below (Fig. 9), Icomp is not as good a
predictor as it was for RON . However, the newly introduced variable can further explain
a 10 % of the variance of ROFF . Replacing Vdif by its components VSET and VRESET ,
the latter appears to be non-significant.
72 Design of IMPLY logic gate with Knowm memristors
Concluding this analysis it followed that the most simple adjustment to a
Linear Regression for ROFF was the one predicted by Icomp and VSET .
Figure 9: Regression Table for predicting ROFF with Icomp
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Figure 10: Regression Table for predicting ROFF with Icomp and Vdif
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Figure 11: Regression Table for predicting ROFF with Icomp, VSET and VRESET
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Figure 12: Regression Table predicting ROFF with Icomp and VSET
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Figure 13: Analysis of residual errors for the linear regression of ROFF using Icomp and
VSET as predictors
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A.4 Statistical Results - Summary
(a) Summary of statistics for RON at 50 µA (b) Summary of statistics for RON at 1 µA
(c) Summary of statistics for RON at
100 µA
(d) Summary of statistics for RON at 200 µA -
300 µA
(e) Summary of statistics for RON at 500 µA -
600 µA
(f) Summary of statistics for RON at
800 µA
(g) Summary of statistics for RON at 1mA
Figure 14: Summary of statistics for RON at the different Icomp
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(a) Summary of statistics for ROFF at 50 µA (b) Summary of statistics for ROFF at 1 µA
(c) Summary of statistics for ROFF at
100 µA
(d) Summary of statistics for ROFF at 200 µA
- 300 µA
(e) Summary of statistics for ROFF at 500 µA
- 600 µA
(f) Summary of statistics for ROFF at
800 µA
(g) Summary of statistics for ROFF at
1mA
Figure 15: Summary of statistics for ROFF at the different Icomp
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B Voltage Pulses
B.1 Results and Problems
Another example of a memristor not switching. Applying 0.4 V and - 0.8 V, the hystere-
sis loop appears for the DC Voltage, but the pulse response stays in the same state. Yet
examining the applied voltages, there has been no shortening of the pulse amplitude.
(a) I-V Plot for Memristors 5 and 6 from the DIP 258
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(b) Resistance values for the Pulse Experimentation
(c) Real voltages applied for the Pulse Experimentation
Figure 16: Problems with switching
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(a) 22/03-1-1-258 DC Sweep for M5 (b) 22/03-1-3-258 Resistances for Pulses of M5
(c) 22/03-1-3-258 Voltages for Pulses of M5 (d) 21/03-2-4-282 DC Sweep for M3
(e) 21/03-2-4-282 Resistances for Pulses of M3 (f) 21/03-2-4-282 Voltages for Pulses of M3
(g) 23/03-1-7-282 DC Sweep for M5 (h) 23/03-1-9-282 Resistances for Pulses of M5
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(i) 23/03-1-9-282 Voltages for Pulses of M5 (j) 23/03-1-10-282 DC Sweep for M5 and M6
(k) 23/03-1-11-282 Resistances of M5 (l) 23/03-1-11-282 Voltages for Pulses of M5
Figure 17: Images corresponding to the results presented in Table 4.3 and 4.2
(a) 18/04-1-2-282 Resistances for Pulses onM6.
The high-resistance state is reinforced.
(b) 06/04-1-4-282 Resistances for Pulses onM8
Figure 18: Plots for the Resistances of Pulses showing the reinforcement of state
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B.2 Statistical Results - Preanalysis
As mentioned beforehand, the parameters set previous to each experiment may not
agree with the ones finally applied. This is plainly illustrated when plotting the mean
applied values against the set electric parameters. The values of the applied VSET and
VERASE were saved into a text file. Some of those values were not automatically read
by the program, which explains why many dots scatter vertically across 0 V. For this
reason, henceforth we will only work with the mean values of the electrical variables.
(a) Mean value of current for Set and Erase pulses against IComp
(b) Mean value of voltages for Set and Erase pulses against VSET
and VERASE
Figure 19: Difference between testing parameters and applied electric quantities
The correlation of RON and ROFF with the testing parameters was not obvious
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initially.
(a) Scatter Plot of log(RON ) vs the Compliance
Current for the Set writing pulses
(b) Scatter Plot of log(RON ) vs the Compliance
Current for the Erase writing pulses
(c) Scatter Plot of log(ROFF ) vs the Compli-
ance Current for the Set writing pulses
(d) Scatter Plot of log(ROFF ) vs the Compli-
ance Current for the Erase writing pulses
(e) Matrix Plot of log(RON ) vs possible predictors
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(f) Matrix Plot of log(ROFF ) vs possible predictors
Figure 20: Scatter Plots illustrating the correlation between the high- and low- resis-
tance states with the electric testing parameters
B.3 Statistical Results - Linear Regression
However, the Minitab Regression Analysis determined that a percentage of the variance
could be explained by the testing variables.
To choose the most adequate predictors, the evaluation was done through the
functions Best Subsets and Step-to-Step Regression Analysis.
(a) Best Subsets for Regression of RON
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(b) Best Subsets for Regression of ROFF
(c) Step by Step Regression for RON
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(d) Step by Step Regression for ROFF
(e) Regression equation for RON
Figure 21: Regression analysis Results
88 Design of IMPLY logic gate with Knowm memristors
B.4 Statistical Results - Summary
(a) Summary of Statistics for RON
(b) Summary of Statistics for ROFF
Figure 22: Summary of Statistics for both resistance states
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C Design of the IMPLY Gate - Mathematical solu-
tions
(a) Solutions obtained for the Matlab Program
(VSET VCOND RGMIN RGMEAN RGMAX ) for Gate M3M6 on the
31/03
(b) Solutions obtained for the Matlab Program
(VSET VCOND RGMIN RGMEAN RGMAX ) for Gate M6M3 on the
30/03
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(c) Verification of these solutions using the intervals given for RQ
and RP
Figure 23: Solutions obtained from the Matlab program
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D Experimentation with IMPLY gate
D.1 First trial
(a) Plot of the measured Voltages for the Imply Gate
(b) Plot of the measured Currents for the Imply Gate
Figure 24: Plots of the measured Currents and Voltages for the Imply Gate
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D.2 Characterization of memristors
(a) Resistances obtained for the Pulse Experiment for M3
(b) Voltages obtained for the Pulse Experiment for M3
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(c) Resistances obtained for the Pulse Experiment for M7
(d) Voltages obtained for the Pulse Experiment for M7
Figure 25: Set-Erase-Read results for M3 and M7 on the 06/04
D.3 Results
Memristor VSET VERASE IComp Vthreshold
M3 1 V -1 V 2 mA ≈ 0.55 V
M7 1 V -1 V 800 µA ≈ 0.6 V
Table 2: Table containing the parameters used to refresh the state and operate the
IMPLY gate.
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E Laboratory Pictures
(a) Experimentation Setup (b) Assembly shown in Fig. 4.3
(c) Imply gate built with three
resistors.
(d) Imply gate built with three
resistors.
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(e) SMU working transitioning from
a voltage pulse to a current source of
0A
(f) Imply gate built with memristors
M3 and M8
